

# PIC18C601/801

# PIC18C601/801 Rev. B1 Silicon/Data Sheet Errata

The PIC18C601/801 parts you have received conform functionally to the Device Data Sheet (DS39541**A**), except for the anomalies described below.

All the problems listed here will be addressed in future revisions of the PIC18C601/801 silicon.

#### 1. Module: WDT

When the device is configured for either EC or RC oscillator modes, with the Power-up Timer enabled, bit  $\overline{\text{TO}}$  of the RCON register (RCON<3>) may default to '0', even though no WDT time-out has occurred.

The  $\overline{\text{TO}}$  bit functions normally in all other configurations.

#### Work around

- Use bit TO in conjunction with bit POR (RCON<1>) to determine if a RESET condition has occurred.
- 2. Use the latest silicon revision when it becomes available.

#### 2. Module: I/O

The four Least Significant bits of the data direction registers TRISD, TRISE and TRISJ cannot be written to while the EBDIS bit of the MEMCOM register (MEMCOM<7>) is cleared. These bits remain set (TRISn<7:0>='1111'), and the corresponding pins for their ports remain configured as inputs, until the EBDIS bit is set (= '1').

#### Work around

- Write to the four Least Significant bits of TRISD, TRISE and TRISJ, only after setting the EBDIS bit.
- 2. Use the latest silicon revision when it becomes available.

# 3. Module: Core (DC Characteristics)

The specification for the device Power-down Current (parameter D020) has changed. The new maximum value is  $50 \ \mu A$  at  $85^{\circ}C$ .

This new value applies to both standard and extended voltage range devices.

#### Work around

Use the latest silicon revision when it becomes available.

#### 4. Module: Interrupts

High priority interrupts may become improperly enabled, while low priority interrupts become improperly disabled, at the same time. This may occur when low priority interrupts are in an enabled state and the following conditions occur simultaneously:

- High priority interrupts are being changed from an enabled to a disabled state; and
- One or more low priority interrupts occur.

#### Work around

- Always disable low priority interrupts before disabling high priority interrupts. Re-enable the low priority interrupts afterwards, if necessary.
- 2. Use the latest silicon revision (C1 or higher) when it becomes available.

#### Date Codes that pertain to this issue:

#### ALL

Note: When the manufacture date of a newer version of silicon is in production, the last date where this issue may occur will be specified.

## **Clarifications/Corrections to the Data Sheet:**

In the Device Data Sheet (DS39541**A**), the following clarifications and corrections should be noted.

# 1. Module: Core (DC Characteristics)

The specification for the device Supply Current (parameter D013, Fosc = 25 MHz, VDD = 5.5V) has changed. The new maximum value is 65 mA.

This new value applies to both standard and extended voltage range devices.


#### 2. Module: Interrupts

The operation of the GIE/GIEH bit (INTCON<7>) is clarified as follows: when the bit is cleared, all interrupts are disabled. This is regardless of the state of the IPEN bit (RCON<7>), the priority of the interrupt, or whether or not the interrupt is

# REGISTER 8-1: INTCON REGISTER (EXCERPT)

# bit 7 GIE/GIEH: Global Interrupt Enable bit <u>When IPEN (RCON<7>) = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts <u>When IPEN (RCON<7>) = 1:</u> 1 = Enables all high priority interrupts 0 = Disables all interrupts

# FIGURE 1: INTERRUPT LOGIC (EXCERPT)



unmasked. This varies from the original description, in which clearing the bit when IPEN = '1' would only disable high priority interrupts.

The seventh paragraph in Section 8.0 of the Device Data Sheet (beginning "When an interrupt is responded to....") is amended by adding the following sentence to the end:

"It is important to note, however, that clearing the GIE/GIEH bit, regardless of the state of the IPEN bit, will disable **all** interrupts."

The changes to the bit descriptions in Register 8-1 in the Device Data Sheet are shown in the excerpt below (changes in **bold**).

Also, the interrupt logic funnel shown in Figure 1 of the Device Data Sheet is amended with the addition of a GIE/GIEH control line, as shown in Figure 1 (new material in **bold line**).

#### 3. Module: Low Voltage Detect

The minimum and maximum values for specification D420 (LVD voltage) have changed. The new values for Table 22-1 of the Device Data Sheet (DS39541A) are shown in Table 1, below.

Typical values for specification D420 remain unchanged.

Also, the minimum and maximum values for specification D423 (bandgap voltage reference) have been added. These are shown in Table 2, below.

The typical value for specification D423 remains unchanged.

Param No	Symbol	Characteristic		New Specification		Data Sheet Specification		Units
NO					Max	Min	Max	
D420	Vlvd	Low Voltage Detect	LVV<3:0> = 0100	2.34	2.78	2.5	2.66	V
			LVV<3:0> = 0101	2.54	3.02	2.7	2.86	V
			LVV<3:0> = 0110	2.64	3.14	2.8	2.98	V
			LVV<3:0> = 0111	2.84	3.36	3.0	3.2	V
			LVV<3:0> = 1000	3.12	3.70	3.3	3.52	V
			LVV<3:0> = 1001	3.30	3.92	3.5	3.72	V
			LVV<3:0> = 1010	3.40	4.04	3.6	3.84	V
			LVV<3:0> = 1011	3.59	4.25	3.8	4.04	V
			LVV<3:0> = 1100	3.78	4.48	4.0	4.26	V
			LVV<3:0> = 1101	3.96	4.70	4.2	4.46	V
			LVV<3:0> = 1110	4.25	5.03	4.5	4.78	V

# TABLE 1: MINIMUM AND MAXIMUM LOW VOLTAGE DETECT SPECIFICATIONS

## TABLE 2: MINIMUM AND MAXIMUM BANDGAP VOLTAGE SPECIFICATIONS

Param No	Symbol	Characteristic	New Specification			Data Sheet Specification			Units
NO			Min	Тур	Max	Min	Тур	Max	
D423	Vbg	Bandgap Reference Voltage Value	1.19	1.22	1.25	_	1.22	—	V

## 4. Module: Core

The minimum value for parameter specification number D001 (VDD) for extended voltage range devices has changed from 2.0V. The new value is shown in Table 3.

All other values for specification D001 remain unchanged.

Because of this change, the voltage vs. frequency graph for extended voltage range devices has been modified. Figure 22-2 of the Device Data Sheet is replaced with Figure 2, below. This also clarifies that the graph refers to extended voltage range ("LC") devices.

Also, the title for Figure 22-1 of the Device Data Sheet is amended to read:


"PIC18C601/801 Voltage-Frequency Graph (Industrial, Extended)".

This change also effects bits 3-0 in Register 18-1: LVDCON Register in the device data sheet.

# TABLE 3: MINIMUM SUPPLY VOLTAGE SPECIFICATION (EXTENDED VOLTAGE RANGE)

Param No	Symbol	Characteristic		New Specification	Data Sheet Specification	Units
				Min	Min	
D001	Vdd	Supply Voltage	PIC18LC601/801	2.5	2.0	V

# FIGURE 2: PIC18LC601/801 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)



# REGISTER 18-1: LVDCON REGISTER

bit 7-6 bit 5	1 = Indicate voltage 0 = Indicate specifie LVDEN: Lo 1 = Enables 0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5' 1101 = 4.2' 1100 = 4.0'	rnal Referer es that the L range es that the L d voltage ra w Voltage D s LVD, powe s LVD, powe s LVD, powe ornal analog V V v - Reserve	nce Voltage ow Voltage I nge and the petect Power ers up LVD c ers down LV pltage Detec	circuit /D circuit tion Limit bits ed (input con	will generate will not gene ot should no	rate the inte t be enablec	errupt flag a	
bit 7-6 bit 5   bit 4   bit 3-0	Unimpleme IRVST: Inte 1 = Indicate voltage 0 = Indicate specifie LVDEN: Lo 1 = Enables 0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5 1101 = 4.2 1100 = 4.0	rnal Referer es that the L range es that the L d voltage ra w Voltage D s LVD, powe s LVD, powe s LVD, powe ornal analog V V v - Reserve	d as '0' ow Voltage ow Voltage nge and the Petect Power ers up LVD c ers down LV oltage Detec g input is use	Stable Flag I Detect logic of Detect logic of LVD interrup r Enable bit circuit /D circuit tion Limit bits ed (input con	bit will generate will not gene ot should no	the interrup rate the inte t be enabled	ot flag at the	bit 0
it 7-6 it 5	Unimpleme IRVST: Inte 1 = Indicate voltage 0 = Indicate specifie LVDEN: Lo 1 = Enables 0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5 1101 = 4.2 1100 = 4.0	rnal Referer es that the L range es that the L d voltage ra w Voltage D s LVD, powe s LVD, powe s LVD, powe ornal analog V V v - Reserve	nce Voltage ow Voltage I nge and the Petect Power ers up LVD c ers down LV oltage Detec g input is use	Detect logic of Detect logic of Detect logic of Detect logic of Detect logic of Detect logic of Detect logic Detect logic	will generate will not gene ot should no	rate the inte t be enablec	errupt flag a	e specified
it 5   it 4   it 3-0	IRVST: Inte 1 = Indicate voltage 0 = Indicate specifie LVDEN: Lo 1 = Enables 0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5 1101 = 4.2 1100 = 4.0	rnal Referer es that the L range es that the L d voltage ra w Voltage D s LVD, powe s LVD, powe s LVD, powe ornal analog V V v - Reserve	nce Voltage ow Voltage I nge and the Petect Power ers up LVD c ers down LV oltage Detec g input is use	Detect logic of Detect logic of Detect logic of Detect logic of Detect logic of Detect logic of Detect logic Detect logic	will generate will not gene ot should no	rate the inte t be enablec	errupt flag a	
it 5   it 4   it 3-0	IRVST: Inte 1 = Indicate voltage 0 = Indicate specifie LVDEN: Lo 1 = Enables 0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5 1101 = 4.2 1100 = 4.0	rnal Referer es that the L range es that the L d voltage ra w Voltage D s LVD, powe s LVD, powe s LVD, powe ornal analog V V v - Reserve	nce Voltage ow Voltage I nge and the Petect Power ers up LVD c ers down LV oltage Detec g input is use	Detect logic of Detect logic of Detect logic of Detect logic of Detect logic of Detect logic of Detect logic Detect logic	will generate will not gene ot should no	rate the inte t be enablec	errupt flag a	·
vit 4 I	1 = Indicate voltage 0 = Indicate specifie LVDEN: Lo 1 = Enables 0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5' 1101 = 4.2' 1100 = 4.0'	es that the L range es that the L d voltage ra w Voltage D s LVD, powe s LVD, powe s LVD, powe s LVD, powe ollo: Low Vo ernal analog V V V - Reserve	ow Voltage I nge and the petect Power ers up LVD o ers down LV pltage Detec g input is use	Detect logic of Detect logic of Detect logic of Detect logic of Detect logic of Detect logic of Detect logic Detect logic	will generate will not gene ot should no	rate the inte t be enablec	errupt flag a	·
bit 4	specifie LVDEN: Lo 1 = Enables 0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5 1101 = 4.2 1100 = 4.0	d voltage ra w Voltage D s LVD, powe s LVD, powe s LVD, powe of LO: Low Vo ernal analog V V V - Reserve	nge and the Detect Power ers up LVD c ers down LV Ditage Detec g input is use	<ul> <li>LVD interrup</li> <li>r Enable bit</li> <li>circuit</li> <li>/D circuit</li> <li>ition Limit bits</li> <li>ed (input continue)</li> </ul>	ot should no	t be enabled		t the
bit 3-0	1 = Enables 0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5' 1101 = 4.2' 1100 = 4.0'	s LVD, powe s LVD, powe DL0: Low Vo ernal analog V V V - Reserve	ers up LVD c ers down LV oltage Detec g input is use	circuit /D circuit tion Limit bits ed (input con		LVDIN pin)		
bit 3-0	0 = Disable LVDL3:LVE 1111 = Ext 1110 = 4.5' 1101 = 4.2' 1100 = 4.0'	s LVD, powe D <b>L0:</b> Low Vo ernal analog V V V - Reserve	ers down LV oltage Detec g input is use	/D circuit tion Limit bits ed (input con		LVDIN pin)		
	1111 = Ext 1110 = 4.5' 1101 = 4.2' 1100 = 4.0'	ernal analoç V V V - Reserve	g input is use	ed (input con		LVDIN pin)		
	1110 = 4.5 <sup>°</sup> 1101 = 4.2 <sup>°</sup> 1100 = 4.0 <sup>°</sup>	V V V - Reserve			nes from the	LVDIN pin)		
	1001 = 3.5 <sup>1</sup> 1000 = 3.3 <sup>3</sup> 0111 = 3.0 <sup>0</sup> 0110 = 2.8 <sup>3</sup> 0101 = 2.7 <sup>1</sup> 0100 = 2.5 <sup>3</sup> 0011 = Res 0010 = Res 0001 = Res 0000 = Res	V - Reserve V - Reserve V - Reserve V - Reserve V - Reserve V - Reserve V - Reserve Served on P Served on P Served on P Served on P	IC18C601/8 IC18C601/8 IC18C601/8	C601/801 C601/801 C601/801 C601/801 C601/801 C601/801 C601/801 C601/801	8LC601/801 8LC601/801 8LC801/601		g voltage o	f the device

'1' = Bit is set

- n = Value at POR

x = Bit is unknown

'0' = Bit is cleared

# 5. Module: USART

The operation of the USART Transmit Interrupt flag bit TXIF (PIR1<4>) is clarified as follows:

TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction (see Example 1). Polling TXIF immediately following a load of TXREG will give invalid results (Example 2).

This clarification applies to **all** USART transmission modes (master or slave, synchronous or asynchronous, 8-bit or 9-bit).

#### EXAMPLE 1: CORRECTLY POLLING THE TXIF BIT

movwf	TXREG	;load the register
nop		:first instruction
		;just a placeholder, it
		;could be any instruction
btfss	PIR1,TXIF	;second instruction
		;now TXIF is valid

#### EXAMPLE 2: POLLING THE TXIF BIT IMMEDIATELY AFTER LOADING THE TRANSMIT BUFFER

movwf	TXREG	;load the register
btfss	PIR1,TXIF	;first instruction
		;reading TXIF now will
		;give invalid results

# APPENDIX A: REVISION HISTORY

# Rev A Document (6/2001)

First revision of this document.

Issues 1, 2, 3 and 4 (WDT, I/O, Core and Interrupts modules).

Under Clarifications/Corrections to the Data Sheet, added Core (DC Characteristics) issue (page 2, item 1).

Rev B Document (2/2002)

Under Clarifications/Corrections to the Data Sheet, added Interrupts, LVD, Core and USART issues (pages 2 through 5, items 2, 3, 4 and 5).

# PIC18C601/801

NOTES:

2

#### Note the following details of the code protection feature on PICmicro<sup>®</sup> MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microID, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEEL0Q® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

**Rocky Mountain** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago 333 Pierce Road, Suite 180

Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075 Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

# ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

#### China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### India

Microchip Technology Inc. India Liaison Office **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### **EUROPE**

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

## Germany

Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02