

# Single Supply/Low Power/1024-Tap/SPI Bus/Single Digitally-Controlled (XDCP™) Potentiometer

### X9111

The X9111 integrates a single, digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four nonvolatile Data Registers that can be directly written to and read by the user. The contents of the WCR control the position of the wiper on the resistor array through the switches. Power-up recalls the contents of the default data register (DR0) to the WCR.

The XDCP can be used as a 3-terminal potentiometer or as a 2-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

### **Features**

- 1024 resistor taps 10-bit resolution
- SPI serial interface for write, read, and transfer operations of the potentiometer
- Wiper resistance, 40Ω typical at 5V
- · Four nonvolatile Data Registers
- · Nonvolatile storage of multiple wiper positions
- · Power-on recall, loads saved wiper position on power-up
- Standby current <3µA maximum</li>
- V<sub>CC</sub>: 2.7V to 5.5V operation
- 100kΩ end-to-end resistance
- · 100-year data retention
- Endurance: 100,000 data changes per bit per register
- 14 Ld TSSOP
- Low-power CMOS
- · Single supply version of the X9110
- Pb-Free (RoHS compliant)




FIGURE 1. FUNCTIONAL DIAGRAM

### **Circuit Level Applications**

- · Vary the gain of a voltage amplifier
- Provide programmable DC reference voltages for comparators and detectors
- · Control the volume in audio circuits
- · Trim out the offset voltage error in a voltage amplifier circuit
- · Set the output voltage of a voltage regulator
- . Trim the resistance in Wheatstone bridge circuits
- · Control the gain, characteristic frequency, and Q-factor in filter circuits
- · Set the scale factor and zero point in sensor signal conditioning circuits
- · Vary the frequency and duty cycle of timer ICs
- . Vary the DC biasing of a pin diode attenuator in RF circuits
- · Provide a control variable (I, V, or R) in feedback circuits

### **System Level Applications**

- · Adjust the contrast in LCD displays
- · Control the power level of LED transmitters in communication systems
- · Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- · Control the gain in audio and home entertainment systems
- · Provide the variable DC bias for tuners in RF wireless systems
- · Set the operating points in temperature control systems
- · Control the operating point for sensors in industrial systems
- · Trim offset and gain errors in artificial intelligent systems

### **Ordering Information**

PART NUMBER (Notes 2, 3)	PART MARKING	V <sub>CC</sub> LIMITS (V)	POTENTIOMETER ORGANIZATION (kΩ)	TEMP RANGE (°C)	PACKAGE (Rohs Compliant)	PKG. DWG. #
X9111TV14IZ	X9111TV ZI	5 ±10%	100	-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9111TV14Z	X9111TV Z			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9111TV14Z-2.7	X9111TV ZF	2.7 to 5.5		0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9111TV14IZ-2.7 ( <u>Note 1</u> )	X9111TV ZG			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173

#### NOTES:

- 1. Add "T1" suffix for 2.5k unit tape and reel option.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), see product information page for X9111. For more information on MSL, see tech brief TB363.

### **Detailed Functional Diagram**





FIGURE 2. DETAILED FUNCTIONAL DIAGRAM

Submit Document Feedback intersil FN8159.5 2 October 13, 2016

### **Pin Configuration**

X9111 (14 LD TSSOP) TOP VIEW



### **Pin Descriptions**

PIN (TSSOP)	SYMBOL	FUNCTION
1	S0	Serial Data Output
2	A0	Device Address
3	NC	No Connect
4	<del>cs</del>	Chip Select
5	SCK	Serial Clock
6	SI	Serial Data Input
7	V <sub>SS</sub>	System Ground
8	WP	Hardware Write Protect
9	A1	Device Address
10	HOLD	Device Select. Pause the Serial Bus
11	R <sub>W</sub>	Wiper Terminal of the Potentiometer
12	R <sub>H</sub>	High Terminal of the Potentiometer
13	RL	Low Terminal of the Potentiometer
14	v <sub>cc</sub>	System Supply Voltage

### **Bus Interface Pins**

#### **SERIAL OUTPUT (SO)**

SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

#### **SERIAL INPUT (SI)**

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

#### **SERIAL CLOCK (SCK)**

The SCK input is used to clock data into and out of the X9111.

#### **HOLD (HOLD)**

HOLD is used in conjunction with the  $\overline{\text{CS}}$  pin to select the device. Once the part is selected and a serial sequence is underway,  $\overline{\text{HOLD}}$  may be used to pause the serial communication with the controller without resetting the serial sequence. To pause,  $\overline{\text{HOLD}}$  must be brought LOW while SCK is LOW. To resume communication,  $\overline{\text{HOLD}}$  is brought HIGH, again while SCK is LOW. If the pause feature is not used,  $\overline{\text{HOLD}}$  should be held HIGH at all times.

#### DEVICE ADDRESS (A<sub>0</sub>, A<sub>1</sub>)

The address inputs are used to set the 8-bit slave address. A match in the slave address serial data stream must be made with the address input (A1-A0) in order to initiate communication with the X9111.

#### CHIP SELECT (CS)

When  $\overline{\text{CS}}$  is HIGH, the X9111 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.  $\overline{\text{CS}}$  LOW enables the X9111, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on  $\overline{\text{CS}}$  is required prior to the start of any operation.

#### HARDWARE WRITE PROTECT INPUT (WP)

The  $\overline{\text{WP}}$  pin when LOW prevents nonvolatile writes to the Data Registers.

#### **Potentiometer Pins**

### $R_H, R_L$

The  ${\bf R}_{H}$  and  ${\bf R}_{L}$  pins are equivalent to the terminal connections on a mechanical potentiometer.

#### $R_{W}$

The wiper pin is equivalent to the wiper terminal of a mechanical potentiometer.

#### **Bias Supply Pins**

# SYSTEM SUPPLY VOLTAGE ( $V_{CC}$ ) AND SUPPLY GROUND ( $V_{SS}$ )

The  $V_{CC}$  pin is the system supply voltage. The  $V_{SS}$  pin is the system ground.

#### **Other Pins**

#### **NO CONNECT (NC)**

Pin should be left open. This pin is used for Intersil manufacturing and test purposes.




FIGURE 3. DETAILED POTENTIOMETER BLOCK DIAGRAM

### **Principles of Operation**

#### **Device Description**

#### **SERIAL INTERFACE**

The X9111 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked-in on the rising SCK. CS must be LOW and the HOLD and WP pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

#### **ARRAY DESCRIPTION**

The X9111 is comprised of a resistor array (see Figure 3). The array contains the equivalent of 1,023 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (R<sub>H</sub> and R<sub>L</sub> inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper  $(R_{\mbox{\scriptsize W}})$  output. Within the individual array, only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 10-bits of the WCR (WCR[9:0]) are decoded to select, and enable, one of 1024 switches.

#### **WIPER COUNTER REGISTER (WCR)**

The X9111 contains a Wiper Counter Register (see <u>Table 1 on</u> page 5) for the XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of 1024 switches along its resistor array. The contents of the WCR can be altered in one of three ways:

- 1. It may be written directly by the host via the write Wiper Counter Register instruction (serial load).
- 2. It may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data Register.
- 3. It is loaded with the contents of its Data Register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register, meaning its contents are lost when the X9111 is powered-down. Although the register is automatically loaded with the value in R0 upon power-up, this may be different from the value present at powerdown. Power-up guidelines are recommended to ensure proper loadings of the R0 value into the WCR.

#### **DATA REGISTERS (DR3 TO DR0)**

The potentiometer has four 10-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference

A DR[9:0] is used to store one of the 1024 wiper positions (0 ~1023). See <u>Table 2 on page 5</u>

Submit Document Feedback FN8159.5 intersil

#### **STATUS REGISTER (SR)**

This 1-bit status register is used to store the system status (see **Table 4**).

WIP: Write In Progress status bit, read only.

- When WIP = 1, indicates that high-voltage write cycle is in progress.
- When WIP = 0, indicates that no high-voltage write cycle is in progress.

### **Device Instructions**

### **Identification Byte (ID and A)**

The first byte sent to the X9111 from the host, following a CS going HIGH to LOW, is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device ID for the X9111; this is fixed as 0101[B] (refer to Table 5 on page 6).

The A1-A0 bits in the ID byte are the internal slave address. The physical device address is defined by the state of the A1-A0 input pins. The slave address is externally specified by the user. The X9111 compares the serial data stream with the address input state; a successful compare of the address bits is required for the X9111 to successfully continue the command sequence. Only the device whose slave address matches the incoming device address sent by the master executes the instruction. The A1-A0 inputs can be actively driven by CMOS input signals or tied to  $V_{CC}$  or  $V_{SS}$ . The R/W bit is used to set the device to either read or write mode.

### **Instruction Byte and Register Selection**

The next byte sent to the X9111 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[2:0]). The RB and RA bits point to one of the four registers. The format is shown in Table 5.

TABLE 1. WIPER LATCH, WL (10-BIT), WCR9-WCR0: USED TO STORE THE CURRENT WIPER POSITION (VOLATILE, V)

WCR9	WCR8	WCR7	WCR6	WCR5	WCR4	WCR3	WCR2	WCR1	WCR0
V	V	V	V	V	V	V	V	V	V
(MSB)	•								(LSB)


#### TABLE 2. DATA REGISTER, DR (10-BIT), BIT 9-BIT 0: USED TO STORE WIPER POSITIONS OR DATA (NONVOLATILE, NV)

BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
 NV	NV								
MSB									LSB

#### **TABLE 3. STATUS REGISTER, SR (1-BIT)**




#### **TABLE 4. IDENTIFICATION BYTE FORMAT**



Submit Document Feedback intersil FN8159 5 October 13, 2016

#### **TABLE 5. INSTRUCTION BYTE FORMAT**



RB RA REGISTER 0 0 DR0 0 1 DR1 0 DR2 1 1 DR3

Five of the seven instructions are four bytes in length. These instructions are:

- Read Wiper Counter Register read the current wiper position of the selected pot.
- Write Wiper Counter Register change current wiper position of the selected pot.
- · Read Data Register read the contents of the selected data register.
- Write Data Register write a new value to the selected data register.
- · Read Status This command returns the contents of the WIP bit, which indicates if the internal write cycle is in progress.

The basic sequence of the four byte instructions is illustrated in Figure 5 on page 7. These four-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by tWRL. A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of tWR to complete. The transfer can occur between the potentiometer and one of its associated registers. The Read Status Register instruction is the only unique format (see Figure 6 on page 7).

Two instructions require a two-byte sequence to complete (see Figure 4 on page 7). These instructions transfer data between the host and the X9111, either between the host and one of the Data Registers, or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.

See Instruction format for more details.

### Write in Process (WIP bit)

The contents of the Data Registers are saved to nonvolatile memory when the CS pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command (see Figure 6 on page 7).

### **Power-Up and Power-Down Requirements**

There are no restrictions on the power-up condition of  $V_{CC}$  and the voltages applied to the potentiometer pins provided that the V<sub>CC</sub> is always more positive than or equal to the voltages at R<sub>H</sub>,  $R_L$ , and  $R_W$ , i.e.,  $V_{CC} \ge R_H$ ,  $R_L$ ,  $R_W$ . There are no restrictions on the power-down condition. However, the datasheet parameters for the DCP do not apply until 1 millisecond after V<sub>CC</sub> reaches its final value.




FIGURE 4. TWO-BYTE INSTRUCTION SEQUENCE




FIGURE 5. FOUR-BYTE INSTRUCTION SEQUENCE (WRITE OR READ FOR WCR OR DATA REGISTERS)




FIGURE 6. FOUR-BYTE INSTRUCTION SEQUENCE (READ STATUS REGISTERS)

#### **TABLE 6. INSTRUCTION SET**

				II	NSTRUC	TION SE	:T			
INSTRUCTION	R/W	l <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	0	RB	RA	0	0	OPERATION
Read Wiper Counter Register	1	1	0	0	0	0	0	0	0	Read the contents of the Wiper Counter Register
Write Wiper Counter Register	0	1	0	1	0	0	0	0	0	Write new value to the Wiper Counter Register
Read Data Register	1	1	0	1	0	1/0	1/0	0	0	Read the contents of the Data Register pointed to RB-RA
Write Data Register	0	1	1	0	0	1/0	1/0	0	0	Write new value to the Data Register pointed to RB-RA
XFR Data Register to Wiper Counter Register	1	1	1	0	0	1/0	1/0	0	0	Transfer the contents of the Data Register pointed to by RB-RA to the Wiper Counter Register
XFR Wiper Counter Register to Data Register	0	1	1	1	0	1/0	1/0	0	0	Transfer the contents of the Wiper Counter Register to the Data Register pointed to by RB-RA
Read Status (WIP Bit)	1	0	1	0	0	0	0	0	1	Read the status of the internal write cycle, by checking the WIP bit (read status register).

NOTE: 1/0 = data is one or zero

### **Instruction Format**

### **Read Wiper Counter Register (WCR)**

CS Falling			e Ty <sub>l</sub> tifie				evice resse	s	Ir		uctio code			Reg				(Se			Posi 111		<b>SO</b> )			(se		oer F y X9		tion on s	<b>SO</b> )		CS Rising
Edge	0	1	0	1	0	A1	A0	1	1	0	0	0	0	0	0	0	Х	Χ	Χ	Χ	Χ	X	W	W	W	W	W	W	W	w	W	W	Edge
								   															С	С	С	С	С	C	С	С	С	C R	
								8															9	8	7	6	5	4	R 3	R 2	R 1	0	

### **Write Wiper Counter Register (WCR)**

CS Falling		evice den					evice resse				uctio code			Reg				(Se			Positaste					(Se				tion r on			CS Rising
Edge	0	1	0	1	0	A1	A0	= 0	1	0	1	0	0	0	0	0	Х	Х	Х	Х	Х	Х	W C	W	W C	W	w	W	w	w	W	W	Edge
								<u></u>															R	R	R	R	R	R	R	R	R	R	
								Α.															9	8	7	6	5	4	3	2	1	0	

### Read Data Register (DR)

CS Falling Edge		De Ty dei	yp	е	r			D Add	evi		ı			ctio			Re Add	_	ter ses	i		(Se		•		ition 1 on	<b>SO</b> )			(se			Posi <sup>:</sup>				CS Rising Edge
	0	1	. (	)	1	0	1	A1	A	$R/\overline{W} = 1$	1	(	0	1	0	RB	R	А	0	0	Х	х	х	Х	х	Х	W C R 9	W C R 8	W C R 7	W C R 6	W C R 5	W C R 4	W C R 3	W C R 2	W C R	W C R O	

### Write Data Register (DR)

CS Falling		evic Iden				De <sup>.</sup> Addr	vice esse	s		opt				Regi .ddre				Wip (Se		Posit y Ma							er F nt b						CS Rising	'AGE 'CLE
Edge	0	1	0	1	0	A1	AO	$R/\overline{W} = 0$	1	1	0	0	RB	RA	0	0	Х	Х	х	Х	х	Х	W C R 9	W C R 8	W C R 7	W C R 6	W C R 5	W C R 4	W C R 3	W C R 2	W C R	W C R O	Edge	HIGH-VOLT WRITE CY

### Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling			e Typ tifier				evice dress		ı		ctio	n	ļ	Regi: Addre			CS Rising
Edge	0	1	0	1	0	A1	A0	$R/\overline{W}=1$	1	1	0	0	RB	RA	0	0	Edge

### **Transfer Wiper Counter Register (WCR) to Data Register (DR)**

CS Falling			e Typ tifie			De Addr	vice esse	s	lı		ctio ode		Regis	ster Ad	dress	ses	CS Rising	HIGH-VOLTAGE WRITE CYCLE
Edge	0	1	0	1	0	A1	A0	$R/\overline{W} = 0$	1	1	1	0	RB	RA	0	0	Edge	

### **Read Status Register (SR)**

CS Falling		Device Type Identifier         Device Addresses           0         1         0         1         0         A1         A0										uctio code			_	ister esse			(S	St ent k		s Da ave		<b>50</b> )			(5			ıs Da Slave		<b>SO</b> )		CS Rising
Edge	(	0	1	0	1	0	A1	AO	$R/\overline{W}=1$	0	1	0	0	0	0	0	1	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	WIP	Edge

#### NOTES:

- 4. "A0 and A1": stand for the device address sent by the master.
- 5. WCRx refers to wiper position data in the Wiper Counter Register.
- 6. "X": Don't Care.

### **Absolute Maximum Ratings**

### **Recommended Operating Conditions**

Temperature under bias	65°C to +135°C	Temperature Range
Storage temperature		Commercial
Voltage on SCK any address input		Industrial
with respect to V <sub>SS</sub>	1V to +7V	Supply Voltage (V <sub>CC</sub> ) Li
$\Delta V =   (VH-VL)   \dots$	OV to V <sub>CC</sub>	X9111
Pb-Free Reflow Profile	see <u>TB493</u>	X9111-2.7
l <sub>W</sub> (10s)	±6mA	

Temperature Range	
Commercial	0°C to +70°C
Industrial	40°C to +85°C
Supply Voltage (V <sub>CC</sub> ) Limits	
X9111	5V ±10%
X9111-2.7	2.7V to 5.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

### Analog Characteristics Over recommended industrial operation conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>TOTAL</sub>	End to End Resistance			100		kΩ
	End to End Resistance Tolerance				±20	%
	Power Rating	+25°C, each pot			50	mW
I <sub>W</sub>	Wiper Current				±3	mA
R <sub>W</sub>	Wiper Resistance	Wiper Current = $\pm 50\mu$ A, V <sub>CC</sub> = 5V		40	110	Ω
		Wiper Current = ±50μA, V <sub>CC</sub> = 3V		150	300	Ω
V <sub>TERM</sub>	Voltage on any R <sub>H</sub> or R <sub>L</sub> Pin	V <sub>SS</sub> = 0V	$V_{SS}$		$v_{cc}$	V
	Noise	Ref: 1V		-120		dBV
	Resolution			1.6		%
	Absolute Linearity (Note 7)	$R_{w(n)(actual)}$ - $R_{w(n)(expected)}$ , where n = 8 to 1006			±1	MI (Note 9)
		R <sub>w(n)(actual)</sub> -R <sub>w(n)(expected)</sub> (Note 10)		±1.5	±2.0	MI (Note 9)
	Relative Linearity (Note 8)	$R_{w(m+1)}$ -[ $R_{w(m)}$ + MI], where m = 8 to 1006			±0.5	MI (Note 9)
		$R_{W(m+1)}$ - $[R_{W(m)}$ + MI] (Note 10)		±0.5	±1.0	MI (Note 9)
	Temperature Coefficient of R <sub>TOTAL</sub>			±300		ppm/°C
	Ratiometric Temperature Coefficient				20	ppm/°C
C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub>	Potentiometer Capacitancies	See Macro model		10/10/25		pF

#### NOTES:

- 7. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
- 8. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
- 9. MI = RTOT/1023 or  $(R_H R_L)/1023$ , single pot
- 10. n = 0, 1, 2, ...,1023; m =0, 1, 2, ..., 1022.
- 11. ESD Rating on RH, RL, RW pins is 1.5kV (HBM, 1.0µA leakage maximum), ESD rating on all other pins is 2.0kV.

Submit Document Feedback 10 intersil FN8159.5 October 13, 2016

### DC Operating Characteristics Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current (Active)	$f_{SCK}$ = 2.5 MHz, S0 = Open, $V_{CC}$ = 5.5V Other inputs = $V_{SS}$			400	μΑ
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Nonvolatile Write)	$f_{SCK}$ = 2.5MHz, S0 = Open, $V_{CC}$ = 5.5V Other inputs = $V_{SS}$		1	5	mA
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby)	SCK = SI = $V_{SS}$ , Address = $V_{SS}$ , $\overline{CS}$ = $V_{CC}$ = 5.5V			3	μΑ
ILI	Input Leakage Current	$V_{IN} = V_{SS}$ to $V_{CC}$			10	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>			10	μΑ
$v_{IH}$	Input HIGH Voltage		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 1	V
V <sub>IL</sub>	Input LOW Voltage		-1		V <sub>CC</sub> x 0.3	٧
$v_{OL}$	Output LOW Voltage	I <sub>OL</sub> = 3mA			0.4	٧
V <sub>OL</sub>	Output LOW Voltage	I <sub>OH</sub> = -1mA, V <sub>CC</sub> ≥ +3V	V <sub>CC</sub> - 0.8			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OH</sub> = -0.4mA, V <sub>CC</sub> ≤ +3V	V <sub>CC</sub> - 0.4			V

### **Endurance And Data Retention**

PARAMETER	MIN	UNITS
Minimum Endurance	100,000	Data changes per bit per register
Data Retention	100	Years

### Capacitance

SYMBOL	TEST	TEST CONDITIONS	MAX	UNIT
C <sub>IN/OUT</sub> (Note 12)	Input/Output Capacitance (SI)	V <sub>OUT</sub> = 0V	8	pF
C <sub>OUT</sub> (Note 12)	Output Capacitance (SO)	V <sub>OUT</sub> = 0V	8	pF
C <sub>IN</sub> ( <u>Note 12</u> )	Input Capacitance (A0, $\overline{\text{CS}}$ , $\overline{\text{WP}}$ , $\overline{\text{HOLD}}$ , and SCK)	$V_{IN} = OV$	6	pF

### **Power-Up Timing**

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>r</sub> V <sub>CC</sub> ( <u>Note 12</u> )	V <sub>CC</sub> Power-Up Rate	0.2	50	V/ms
t <sub>PUR</sub> (Note 13)	Power-Up to Initiation of Read Operation		1	ms
t <sub>PUW</sub> (Note 13)	Power-Up to Initiation of Write Operation		50	ms

#### NOTES:


- 12. This parameter is not 100% tested.
- 13. t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time the (last) power supply (V<sub>CC</sub>-) is stable until the specific instruction can be issued. These parameters are not 100% tested.

### **AC Test Conditions**

Input pulse levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input rise and fall times	<b>1</b> 0ns
Input and output timing level	V <sub>CC</sub> x 0.5

Submit Document Feedback

# **Equivalent AC Load Circuit**



### **AC Timing**

SYMBOL	PARAMETER	MIN	MAX	UNIT
f <sub>SCK</sub>	SSI/SPI Clock Frequency		2.5	MHz
t <sub>CYC</sub>	SSI/SPI Clock Cycle Time	400		ns
t <sub>WH</sub>	SSI/SPI Clock High Time	150		ns
t <sub>WL</sub>	SSI/SPI Clock Low Time	150		ns
t <sub>LEAD</sub>	Lead Time	150		ns
t <sub>LAG</sub>	Lag Time	150		ns
t <sub>SU</sub>	SI, SCK, HOLD and CS Input Set-Up Time	50		ns
t <sub>H</sub>	SI, SCK, HOLD and CS Input Hold Time	50		ns
t <sub>RI</sub>	SI, SCK, HOLD and CS Input Rise Time		50	ns
t <sub>Fl</sub>	SI, SCK, HOLD and CS Input Fall Time		50	ns
t <sub>DIS</sub>	SO Output Disable Time	0	500	ns
t <sub>V</sub>	SO Output Valid Time		100	ns
t <sub>HO</sub>	SO Output Hold Time	0		ns
t <sub>RO</sub>	SO Output Rise Time		50	ns
t <sub>FO</sub>	SO Output Fall Time		50	ns
tHOLD	HOLD Time	400		ns
t <sub>HSU</sub>	HOLD Set-Up Time	50		ns
t <sub>HH</sub>	HOLD Hold Time	50		ns
t <sub>HZ</sub>	HOLD Low to Output in High-Z		100	ns
t <sub>LZ</sub>	HOLD High to Output in Low-Z		100	ns
T <sub>I</sub>	Noise Suppression Time Constant at SI, SCK, HOLD and CS Inputs		20	ns
t <sub>CS</sub>	CS Deselect Time	100		ns
t <sub>WPASU</sub>	WP, A0, A1 Set-Up Time	0		ns
twpah	WP, A0, A1 Hold Time	0		ns

### **High-Voltage Write Cycle Timing**

SYMBOL	PARAMETER	TYP	MAX	UNIT
t <sub>WR</sub>	High-Voltage Write Cycle Time (Store Instructions)		10	ms

### **XDCP Timing**

SYMBOL	PARAMETER	MIN	MAX	UNIT
twRPO	Wiper Response Time after the Third (Last) Power Supply is Stable	5	10	μs
t <sub>WRL</sub>	Wiper Response Time after Instruction Issued (All Load Instructions)	5	10	μs

# **Symbol Table**

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
_////	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

Submit Document Feedback 13 FN8159.5 October 13, 2016

# **Timing Diagrams**




FIGURE 7. INPUT TIMING





FIGURE 8. OUTPUT TIMING



### Timing Diagrams (Continued)




FIGURE 10. XDCP TIMING (FOR ALL LOAD INSTRUCTIONS)




FIGURE 11. WRITE PROTECT AND DEVICE ADDRESS PINS TIMING

# **Applications information**

### **Basic Configurations of Electronic Potentiometers**




FIGURE 12. THREE-TERMINAL POTENTIOMETER; VARIABLE VOLTAGE DIVIDER




FIGURE 13. TWO-TERMINAL VARIABLE RESISTOR; VARIABLE CURRENT

### **Application Circuits**




FIGURE 14. NONINVERTING AMPLIFIER






FIGURE 16. OFFSET VOLTAGE ADJUSTMENT




**FIGURE 18. ATTENUATOR** 

-1/2 ≤ G ≤+1/2



 $V_0 (REG) = 1.25V (1+R_2/R_1)+I_{adj} R_2$ 

#### **FIGURE 15. VOLTAGE REGULATOR**



 $\begin{aligned} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_0(max) \\ &R_{LL} = \{R_1/(R_1 + R_2)\} \ V_0(min) \end{aligned}$ 

### FIGURE 17. COMPARATOR WITH HYSTERISIS




FIGURE 19. FILTER

### **Application Circuits (Continued)**






FIGURE 20. INVERTING AMPLIFIER



 $Z_{IN} = R_2 + s R_2 (R_1 + R_3) C_1 = R_2 + s Leq (R_1 + R_3) >> R_2$ 

FIGURE 21. EQUIVALENT L-R CIRCUIT



 $\begin{aligned} & \text{FREQUENCY} \propto R_1, \, R_2, \, C \\ & \text{AMPLITUDE} \propto R_A, \, R_B \end{aligned}$ 

FIGURE 22. FUNCTION GENERATOR

### X9111

**Revision History** The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
October 13, 2016	FN8159.5	Updated entire datasheet applying Intersil's new standards.  Updated the Ordering Information table on page 2.  Updated Notes 1 and 2. Added Note 3.  In "AC Timing" on page 12, changed f <sub>SCK</sub> maximum specification from "2.0" to "2.5".  Added Revision History and About Intersil sections.  Updated Package Outline Drawing M14.173 to the latest revision changes are as follows:  -Updated drawing to remove table and added land pattern

### **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets.

For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

For additional products, see <a href="www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


Submit Document Feedback 18 intersil\* FI

# **Package Outline Drawing**


M14.173

14 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 3,10/09







SIDE VIEW



TYPICAL RECOMMENDED LAND PATTERN

For the most recent package outline drawing, see M14.173.





#### NOTES:

- Dimension does not include mold flash, protrusions or gate burrs.
   Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- 3. Dimensions are measured at datum plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- Dimension does not include dambar protrusion. Allowable protrusion shall be 0.80mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 6. Dimension in ( ) are for reference only.
- 7. Conforms to JEDEC MO-153, variation AB-1.

Submit Document Feedback

intersil